

J1046 U.S. PTO
10/084105

02/27/02

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL. NUM 10084105	FILING DATE 02/27/2002	CLASS 714 365	SUBCLASS 42	GAU 2818	EXAMINER CHU
-----------------------	---------------------------	---------------------	----------------	-------------	-----------------

827
**APPLICANTS: Phelps Andrew; -2184

**CONTINUING DATA VERIFIED:

Best Available Copy

** FOREIGN APPLICATIONS VERIFIED:

PG-PUB	DO NOT PUBLISH <input type="checkbox"/>	RESCIND <input type="checkbox"/>	
Foreign priority claimed 35 USC 119 conditions met		<input type="checkbox"/> yes <input type="checkbox"/> no <input type="checkbox"/> yes <input type="checkbox"/> no	ATTORNEY DOCKET NO 5181-97700
Verified and Acknowledged Examiners's initials			
TITLE : Memory subsystem including an error detection mechanism for address and control signals U.S. DEPT. OF COMM./PAT. & TM-PTO-436L (Rev. 12-94)			

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
			Total Claims	Print Claim for O.G
ISSUE FEE		Primary Examiner	DRAWING	
Amount Due	Date Paid		Sheets Drwg.	Figs. Drwg.
TERMINAL DISCLAIMER		PREPARED FOR ISSUE		
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH: DISK (CRF) CD-ROM
(Attached in pocket on right inside flap)